


OPTIMIZATION WORKSHOP


Intel® VTune™ Amplifier and Intel® Advisor

Kevin O'Leary, Technical Consulting Engineer

Changing Hardware Affects Software Development

More cores and wider vector registers mean more threads and more maximum performance! ... but you need to need to write software that takes advantage of those cores and registers.





Optimization 101

Take advantage of compiler optimizations with the right flags.

Linux*	Windows*	Description
-xCORE-AVX512	/QxCORE-AVX512	Optimize for Intel® Xeon® Scalable processors, including AVX-512.
-xCOMMON-AVX512	/QxCOMMON-AVX512	Alternative, if the above does not produce expected speedup.
-fma	/Qfma	Enables fused multiply-add instructions. (Warning: affects rounding!)
-02	/02	Optimize for speed (enabled by default).
-g	/Zi	Generate debug information for use in performance profiling tools.

Use optimized libraries, like Intel® Math Kernel Library (MKL).


Linear Algebra	Fast Fourier Transforms	Vector Math	Summary Statistics	Deep Neural Networks	And More
 BLAS LAPACK ScaLAPACK Sparse BLAS Sparse Solvers Iterative PARDISO* Cluster Sparse Solver 	MultidimensionalFFTW interfacesCluster FFT	TrigonometricHyperbolicExponentialLogPowerRootVector RNGs	 Kurtosis Variation coefficient Order statistics Min/max Variance- covariance	ConvolutionPoolingNormalizationReLUSoftmax	SplinesInterpolationTrust RegionFast Poisson Solver

Adding Threading with Intel® Advisor

Find good threading sites with the **Survey** analysis, then annotate the code to tell Advisor how to simulate threading and locking.

Use the Suitability analysis to predict threading performance and the

Dependencies analysis to check for correctness problems.



Set hypothetical environment details to see effects.

Experiment with what would happen if you changed the number or duration of parallel tasks without re-running the analysis.


Using Intel® VTune™ Amplifier for Threading

Optimization


Use **Threading** analysis to see how well your program is using its threads.

Each thread is displayed on the timeline, with color coded activity.


- Coarse-grain locks indicate that your program is effectively single threaded.
- Thread imbalance is when the application isn't using all the threads all the time.
- Lock contention means your program is spending more time swapping threads out than actually working.



Thread Imbalance



High Lock Contention



What is the uop Pipeline?

There are multiple steps to executing an instruction.



Modern CPUs **pipeline** instructions rather than performing all the steps for one instruction before beginning the next instruction.

Th	ne pip	Instruction 1	Fetch	Decode	Execute	Access Mem.	Write-back		
- 11	ie hih	Instruction 2		Fetch	Decode	Execute	Access Mem.	Write-back	
		Instruction 3			Fetch	Decode	Execute	Access Mem.	
	The Fr					Fetch	Decode	Execute	to
		Instruction 5					Fetch	Decode	
_	The De	Instruction 6						Fetch	l "rotirod"
■ The Back End , wnicity இக்கு cutte உருது உயிரு பிரு முற்ற முற்ற முற்ற மாகு முற்ற முற்									


A **Pipeline Slot** is a representation of the hardware needed to process a uop.

The Front End can only allocate (and the Back End retire) so many uops per cycle. This determines the number of Pipeline Slots. In general, there are four. Pipeline Slot Categorization

Pipeline slots can be sorted into four categories on each cycle.

- RetiringBack End Bound
- Bad Speculation Front End Bound

Each category has an expected range of values in a well tuned application.




App. Type: Category	Client/Desktop	Server/Database/ Distributed	High Performance Computing
★ Retiring	20-50%	10-30%	30-70%
Bad Speculation	5-10%	5-10%	1-5%
Front End Bound	5-10%	10-25%	5-10%
Back End Bound	20-40%	20-60%	20-40%






Pipeline Slot Categorization: Retiring

This is the good category! You want as many of your slots in this category as possible. However, even here there may be room for optimization.




Pipeline Slot Categorization: Bad Speculation

This occurs when a uop is removed from the back end without retiring; effectively, it's cancelled, most often because a branch was mispredicted.




Pipeline Slot Categorization: Back End Bound

This is when the back end can't accept uops, even if the front end can send them, because it already contains uops waiting on data or long execution.




Pipeline Slot Categorization: Front End Bound

This is when the front end can't deliver uops even though the back end can take them, usually due to delays in fetching code or decoding instructions.



The Tuning Process




Finding Hotspots



Use **Hotspots** analysis. Find where your program is spending the most time to ensure optimizations have a bigger impact.

- The Summary tab shows a high-level overview of the most important data.
- The Bottom-up tab provides more detailed analysis results.
 - The total amount of time spent in a function is divided up by how many CPUs were active during the time the function was running.
 - Low confidence metrics are grayed out: VTune uses statistical sampling and may miss extremely small, fast portions of the program.





Determining Efficiency



Use Microarchitecture Exploration analysis. It's preconfigured with:

- appropriate events and metric formulae for the architecture
- hardware-specific thresholds for highlighting potential problems in pink

Inefficiency can be caused by:

- Not retiring enough necessary instructions.
 - Look for retiring rate lower than expected value.
- Retiring too many unnecessary instructions.
 - Look for underuse of AVX or FMA instructions.

Bad Speculation»	Back-End Bound 🔌	Retiring >>
0.0%	0.0%	100.0%
15.1%	46.4%	33.9%
1.6%	47.5%	48.8%
20.2%	39.3%	40.5%

Address	Source Line	Assembly
0x1400010f5	58	xor eax, eax
0x1400010f7	63	vmovd xmm0, edx
0x1400010fb	63	vpbroadcastd ymm1, xmm0



Diagnosing the Bottleneck



Intel® VTune™ Amplifier has hierarchical expanding metrics categorized by the four slot types. You can follow the pink highlights down the subcategories to identify the root cause. You can hover over a column to see a helpful tooltip.

Microarchitecture Exploration Microarchitecture Exploration ▼ ③						
Analysis Configuration	n Collection Log Summary Bottom-up Event Count Platform					
Grouping: Function / Call Stack						
Function / Call Stack	Back-End Bound	Front-End Bound	>>	Bad Speculation »	Retiring	
▶ grid_intersect	41.3%	12	.5%	13.8%	32.4%	
sphere_intersect	26.1%	13	3.5%	12.8%	47.6%	
▶ grid_bounds_intersect	62.9%	10	.9%	10.9%	15.3%	
▶ tri_intersect	0.0%	46	.3%	46.3%	34.7%	

We can't cover all solutions today, but there's more information in the Tuning Guides: https://software.intel.com/en-us/articles/processor-specific-performance-analysis-papers

Solutions Sampler

Back End Bound

Core Bound

Divider

• Use reciprocal-multiplication where possible.

Memory Bound

Contested Access/Data Sharing

- Solve false sharing by padding variables to cache line boundaries.
- Try to reduce actual sharing requirements.


Remote Memory Access

- Affinitize/pin threads to cores.
- Use NUMA-efficient thread schedulers like Intel® Threading Building Blocks.
- Test whether performance improves using Sub-NUMA Cluster Mode.

Cache Misses

- Block your data.
- Use software prefetches.
- Consider Intel®
 Optane™ DC
 Persistent
 Memory.

Understanding the Memory Hierarchy




Data can be in any level of any core's cache, or in the shared L3, DRAM, or on disk.

Accessing data from another core adds another layer of complexity

Cache coherence protocols – beyond the scope of today's lecture. But we will cover some issues caused by this.

Cache Misses

Why: Cache misses raise the CPI of an application. Focus on long-latency data accesses coming from 2nd and 3rd level misses




"<memory level> Bound" = Percentage of cycles when the CPU is stalled, waiting for data to come back from <memory level>

What Now: If either metric is highlighted for your hotspot, consider reducing misses:

- Change your algorithm to reduce data storage
- Block data accesses to fit into cache
- Check for sharing issues (See Contested Accesses)
- Align data for vectorization (and tell your compiler)
- Use streaming stores
- Use software prefetch instructions




Categorizing Inefficiencies in the Memory Subsystem




- Back End bound is the most common bottleneck type for most applications.
- It can be split into Core Bound and Memory Bound
 - **Core Bound** includes issues like not using execution units effectively and performing too many divides.
 - Memory Bound involves cache misses, inefficient memory accesses, etc.
 - Store Bound is when load-store dependencies are slowing things down.
 - The other sub-categories involve caching issues and the like. Memory Access Analysis may provide additional information for resolving this performance bottleneck.



VTune Amplifier Workflow Example- Summary View




VTune Amplifier Workflow Example- Bottom-Up View






VTune Amplifier Workflow Example- Bottom-Up View




Focus on areas of interest with "Zoom In and Filter"

Fine-grained details in Zoomed-in view






VTune Amplifier Workflow Example- Bottom-Up View





VTune Amplifier Workflow Example- Source View





Intel® Optane™ DC Persistent Memory

Determine whether your application can benefit from Intel® Optane™ DC Persistent Memory without the hardware using **Memory Consumption** analysis. Identify frequently accessed objects using a **Memory Access** analysis.

Memory Mode	App Direct Mode
Requires no special programming. Just turn it on and see if it helps!	Requires the use of an API to manually control memory allocation.
Not actually persistent. Acts like an extra layer of cache between DRAM and disk.	Comes in Volatile (non-persistent) and Non- Volatile (persistent) modes.
Hottest data should remain in DRAM while the rest goes to persistent memory instead of disk.	Hottest and/or store-heavy objects should reside in DRAM and the rest in persistent memory.

Non-Volatile Persistent Memory may not behave as expected. Errors can be detected early using Intel® Inspector – Persistence Inspector.

Solutions Sampler

Back End Bound

Core Bound

Divider

• Use reciprocal-multiplication where possible.

Memory Bound

Contested Access/Data Sharing

- Solve false sharing by padding variables to cache line boundaries.
- Try to reduce actual sharing requirements.

Remote Memory Access

- Affinitize/pin threads to cores.
- Use NUMA-efficient thread schedulers like Intel[®] Threading Building Blocks.
- Test whether performance improves using Sub-NUMA Cluster Mode.

Cache Misses

- Block your data.
- Use software prefetches.
- Consider Intel®
 Optane™ DC
 Persistent
 Memory.

Find Hotspots Determine Efficiency Diagnose Bottleneck Implement Solution

Front End Bound

Front End Latency

- Use switches to reduce code size, such as /01 or /0s.
- Use Profile-Guided Optimization (PGO) with the compiler.
- For dynamically generated code, try co-locating hot code, reducing code size, and avoiding indirect calls.

Bad Speculation

Branch Mispredicts

- Avoid unnecessary branching.
- · Hoist popular branch targets.
- Use PGO with the compiler.

Machine Clears

 Check for lock contention or 4k aliasing.

Retiring

You're doing more work than you need to.

- Use FMAs. Compile with -fma or /Qfma and the appropriate -x or /Qx option.
- Take advantage of vectorization with AVX-512!



Vectorization 101


Vector registers and SIMD (Single Instruction Multiple Data) instructions allow a CPU to do multiple operations at once.



Use /QxCORE-AVX512 or -xCORE-AVX512 compiler flags.

Vectorized

- If you don't see the expected improvement, try COMMON-AVX512 instead.



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors, Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance


Configurations for 2010-2017 Benchmarks

at the end of this presentation



Intel® Advisor


Intel® Advisor is a thread prototyping and vectorization optimization tool. Start with a **Survey** analysis.



Trip Counts...

Trip Counts analysis shows you loop trip counts and call counts. High call counts amplify the importance of tuning a loop. Scalar trip counts that aren't divisible by vector length cause remainder loops.

Loops with peels and/or remainders can be expanded. This loop's scalar trip count was 1326, which doesn't divide evenly by 4. 1326/4=331.5



You can see which component loops are what type in this column.

Poor efficiency + high call count = major performance penalty!

This is especially important with the long vector registers of AVX-512!

Roofline first proposed by University of California at Berkeley:

Roofline: An Insightful Visual Performance Model for Multicore Architectures, 2009

Cache-aware variant proposed by University of Lisbon:

Cache-Aware Roofline Model: Ungrading the Loft, 2013


Trip Counts analysis can also collect FLOP and Mask Utilization data.

 Floating-point Operations are used to calculate FLOPS (Floating Point Operations Per Second)... but Integer operations are also supported!


FLOPS and IntOPS are computation-specific performance measurements. Collecting them produces a Roofline chart, a visual representation of performance relative to hardware limits.

 The horizontal axis is Arithmetic Intensity, a measurement of FLOPs per byte accessed. The vertical axis is performance.

■ The dots are loops. The lines are hardware limitations; horizontal lines are compute limits and diagonal lines are memory limits.




VNNI usage verification by Intel Advisor



Roofline

The Roofline chart can be an effective means of identifying bottlenecks, and determining what optimizations to make where, for maximum effect. It is a good indicator of:


- How much performance is left on the table
- Which loops take the most time
- Which loops are worth optimizing
- Likely causes of performance bottlenecks
- What to investigate next




Memory Access Patterns & Dependencies

Memory Access Patterns (MAP) and Dependencies are specialized analysis types. Use them when Advisor recommends.

- MAP detects inefficient strides and mask utilization information.
- Dependencies determines whether it's safe to force vectorization in a loop that was left scalar due to the compiler detecting a potential dependency.



Intel® Advisor GUI



Loop in lbm::collision\$omp\$parallel@28 at collision.cpp:95


Typical Vectorization Optimization Workflow

There is no need to recompile or relink the application, but the use of -g is recommended.

In a rush: Collect Survey data and analyze loops iteratively

Looking for detail:

- Collect survey and tripcounts data [Roofline]
 - Investigate application place within roofline model
 - Determine vectorization efficiency and opportunities for improvement
- Collect memory access pattern data
 - Determine data structure optimization needs
- Collect dependencies
 - Differentiate between real and assumed issues blocking vectorization





What is the Roofline Model?

Characterization of your application performance in the context of the hardware

It uses two simple metrics

- Flop count
- Bytes transferred





Roofline first proposed by University of California at Berkeley: Roofline: An Insightful Visual Performance Model for Multicore Architectures, 2009 Cache-aware variant proposed by University of Lisbon: Cache-Aware Roofline Model: Upgrading the Loft, 2013



Roofline Model in Intel® Advisor

Intel® Advisor implements a Cache Aware Roofline Model (CARM)

- "Algorithmic", "Cumulative (L1+L2+LLC+DRAM)" traffic-based
- Invariant for the given code / platform combination


How does it work?

- Counts every memory movement
- Instrumentation Bytes and Flops
- Sampling Time

Advantage of CARM	Disadvantage of CARM
No Hardware counters	Only vertical movements!
Affordable overhead (at worst =~10x)	Difficult to interpret
Algorithmic (cumulative L1/L2/LLC)	How to improve performance?



Roofline Chart in Intel® Advisor



TUNING A SMALL EXAMPLE WITH ROOFLINE

A Short Walk Through the Process

Example Code

A Short Walk Through the Process

The example loop runs through an array of structures and does some generic math on some of its elements, then stores the results into a vector. It repeats this several times to artificially pad the short run time of the simple example.


```
vector<double> X(SIZE);
26
27
      _typedef struct AoS
28
            double a;
29
            double b;
30
31
            double pad1;
32
            double pad2;
33
       } AoS;
34
       AoS Y[SIZE];
```

```
for (int r = 0; r < REPEAT; r++)
51
52
               for (int i = 0; i < SIZE; i++)
53
54
                   X[i] = ((7.4 * Y[i].a + 14.2) + Y[i].b * 3.1) * Y[i].a + 42.0;
55
56
57
```

Finding the Initial Bottleneck

A Short Walk Through the Process


The loop is initially under the Scalar Add Peak. The Survey confirms the loop is not vectorized.



The "Why No Vectorization?" column reveals why.

Why No Vectorization?

• vector dependence prevents vectorization



Overcoming the Initial Bottleneck

A Short Walk Through the Process

The recommendations tab elaborates: the dependency is only assumed.




The compiler assumed there is an anti-dependency (Write after read - WAR) or a true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

₽=

Recommendation: Confirm dependency is real

There is no confirmation that a real (proven) dependency is present in the loop. To confirm: Run a <u>Dependencies analysis</u>

Running a Dependencies analysis confirms that it's false, and recommends forcing vectorization with a pragma.




The Second Bottleneck

A Short Walk Through the Process

Adding a pragma to force the loop to vectorize successfully overcomes the Scalar Add Peak. It is now below L3 Bandwidth.

The compiler is not making the same algorithmic optimizations, so the AI has also changed.



Diagnosing Inefficiency

A Short Walk Through the Process


While the loop is now vectorized, it is inefficient. Inefficient vectorization and excessive cache traffic both often



result from poor access patterns, which can be confirmed with a MAP analysis.

Site Location	Strides Distribution	Recommendations
[loop in main at roofline.cpp:53]	50% / 50% / 0%	□ 1 Inefficient memory access patterns present

Array of Structures is an inefficient data layout, particularly for vectorization.




A New Data Layout

A Short Walk Through the Process

Changing Y to SoA layout moved performance up again.

```
vector<double> X(SIZE);
26
      Etypedef struct SoA
27
28
       double a[SIZE];
29
       double b[SIZE];
30
31
       double pad1[SIZE];
       double pad2[SIZE];
32
33
       } SoA;
34
        SoA Y;
```


Either the Vector Add Peak or L2 Bandwidth could be the problem now.




Improving the Instruction Set

A Short Walk Through the Process

Because it's so close to an intersection, it's hard to tell whether the Bandwidth or Computation roof is the bottleneck. Checking the Recommendations tab guides us to recompile with a flag for AVX2 vector instructions.








Assembly Detective Work

A Short Walk Through the Process

The dot is now sitting directly on the Vector Add Peak, so it is meeting but not exceeding the machine's vector capabilities. The next roof is the FMA peak. The Assembly tab shows that the loop is making good use of FMAs, too.

The Code Analytics tab reveals an unexpectedly high percentage of scalar compute instructions.

The only scalar math op present is in the loop control.




	Source Top I		Down	Code Analytics	Assembly	♀ Recommendations	■ Why No						
N	Module: roofline_demo_samples.exe!0x140001124												
	Add	ress	Line		Assembly								
	0x1400	01124		Block 1: 304000	0000 [®]	Loop	Body						
	0x1400	01124	55	vmovupd ymm4,	ymmword pt	r [r8+rcx*8+0x151e0]	budy						
	0x1400	0112e	55	vmovdqa ymm5,	ymm1								
	0x1400	01132	55	vfmadd213pd ym	m5, ymm4, y	mm2							
	0x1400	01137	55	vfmadd231pd ym	m5, ymm0, y	mmword ptr [r8+rcx*8+	0x177e0]						
	0x1400	01141	55	vfmadd213pd ym	m5, ymm4, y	mm3							
	0x1400	01146	55	vmovupd ymmwd	vmovupd ymmword ptr [rax+rcx*8], ymm5								
	0x1400	0114b	53	add rcx, 0x4		100							
	0x1400)0114f	53	cmp rcx, 0x4c0		Loop Co	ntrol						
	0x1400	01156	53	jb 0x140001124 <	Block 1>								


One More Optimization

A Short Walk Through the Process

Scalar instructions in the loop control are slowing the loop down.


Unrolling a loop duplicates its body multiple times per iteration, so control makes up proportionately less of the loop.





Recap

A Short Walk Through the Process




INTEGRATED ROOFLINE


Beyond CARM: Integrated Roofline

New capability in Intel® Advisor: use simulation based method to estimate specific traffic across memory hierarchies.

- Record load/store instructions
- Use knowledge of processor cache structure and size
- Produce estimates of traffic generated at each level by individuals loops/functions



Integrated Roofline Representation



New and improved summary

Program metrics

Elapsed Time154.92sNT+FLOAT Giga OPS11.89Vector Instruction SetAVX512, AVX2, AVX, SSE2, SSEGFLOPS10.16Number of CPU Threads1GINTOPS1.72

Effective Program Characteristic	s	Utilizati	on	Hardware Peak
> GFLOPS	10.16	10%	out of	100.1 (DP) FLOPS
				201.7 (SP) FLOPS
> GINTOPS	1.723	3.2%	out of	53.94 (Int64) INTOPS
				106.2 (Int32) INTOPS
> CPU <-> Memory [L1+NTS GB/s]	34.71	1.2e+3%	out of	450.6 GB/s [bytes]


Performance characteristics


Metrics	Total	•
Total CPU time	154.55s	100%
Time in 3 vectorized loops	142.89s	92.5%
Time in scalar code	11.66s	7.5%


∨ Vectorization Gain/Efficiency

Vectorized Loops Gain/Efficiency ^⑦	₹ 3.37x	42%	0
Program Approximate Gain®	3.19x		

Roofline compare







FLOW GRAPH ANALYZER

Intel® Confidential — INTERNAL USE ONLY

Flow Graph Analyzer


Workflows: Create, Debug, Visualize and Analyze

Design mode

- Allows you to create a graph topology interactively
- Validate the graph and explore what-if scenarios
- Add C/C++ code to the node body
- Export C++ code using Threading Building Blocks (TBB) flow graph API

Analysis mode

- Compile your application (with tracing enabled)
- Capture execution traces during the application run
- Visualize/analyze in Flow Graph Analyzer
- Works with TBB and OpenMP






Summary

2nd gen Intel® Xeon® Scalable processors have more performance capacity than ever before, but code needs to be written to take advantage of it!

- Build a good foundation
 - Use the right compiler flags and libraries
 - Write your application to make good use of multithreading
 - Use Intel® Advisor to plan your threading
 - Use Intel® VTune™ Amplifier's Threading analysis to optimize your threading
- Tune to the architecture with performance profiling tools.
 - Find your hotspots with VTune™ Amplifier's Hotspots analysis type.
 - Diagnose your bottlenecks with the Microarchitecture Exploration analysis type
 - Dig deeper with a Memory Access analysis or Intel® Advisor
 - Implement solutions based on your findings
 - Use Intel® Inspector to make good use of Intel® Optane™ DC Persistent Memory

Get the Most from Your Code Today with Intel® Tech.Decoded



Visit TechDecoded intel in to learn how to put key optimization strategies into practice with Intel development tools.

Big Picture Videos

Discover Intel's vision for key development areas.

Essential Webinars

Gain strategies, practices and tools to optimize application and solution performance.

Quick Hit How-To Videos

Learn how to do specific programming tasks using Intel® tools.

TOPICS:

- Visual Computing
- Code Modernization
- Systems & IoT
- Data Science
- Data Center & Cloud

Legal Disclaimer & Optimization Notice

Performance results are based on testing from 2010 thru 2017 and may not reflect all publicly available security updates. See configuration disclosure for details. No product or component can be absolutely secure.

Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2019, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804


Configurations for 2010-2017 Benchmarks

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

Performance measured in Intel Labs by Intel employees

Platform Hardware and Software Configuration



	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																
	Diatform		Cores/		L1 Data	L2	L3				H/W Prefetchers		Turbo	C Chahaa	O/S	On another Section	Camailan Vansia
		Frequency	Socket	Sockets	Cacne	Cacne	Cacne	Memory	Frequency	Access	Enabled	Enabled		C States		Operating System	Compiler Version
WSM	Intel® Xeon™ X5680 Processor	3.33 GHZ	6	2	32K	256K	12 MB	48 MB	1333 MHz	NUMA	Υ	Υ	Υ	Disabled	Fedora 20	3.11.10-301.fc20	icc version 17.0.2
SNB	Intel® Xeon™ E5 2690 Processor	2.9 GHZ	8	2	32K	256K	20 MB	64 GB	1600 MHz	NUMA	Υ	Υ	Υ	Disabled	Fedora 20	3.11.10-301.fc20	icc version 17.0.2
IVB	Intel® Xeon™ E5 2697v2 Processor	2.7 GHZ	12	2	32K	256K	30 MB	64 GB	1867 MHz	NUMA	Υ	Υ	Υ	Disabled	RHEL 7.1	3.10.0-229.el7.x86_64	icc version 17.0.2
HSW	Intel® Xeon™ E5 2600v3 Processor	2.2 GHz	18	2	32K	256K	46 MB	128 GB	2133 MHz	NUMA	Υ	Υ	Υ	Disabled	Fedora 20	3.15.10- 200.fc20.x86_64	icc version 17.0.2
BDW	Intel® Xeon™ E5 2600v4 Processor	2.3 GHz	18	2	32K	256K	46 MB	256 GB	2400 MHz	NUMA	Υ	Υ	Υ	Disabled	RHEL 7.0	3.10.0-123. el7.x86_64	icc version 17.0.2
BDW	Intel® Xeon™ E5 2600v4 Processor	2.2 GHz	22	2	32K	256K	56 MB	128 GB	2133 MHz	NUMA	Υ	Υ	Υ	Disabled	CentOS 7.2	3.10.0-327. el7.x86_64	icc version 17.0.2
SKX	Intel® Xeon® Platinum 81xx Processor	2.5 GHz	28	2	32K	1024K	40 MB	192 GB	2666 мнг	NUMA	Υ	Υ	Υ	Disabled	CentOS 7.3	3.10.0- 514.10.2.el7.x86_64	icc version 17.0.2

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance



